Add RISC-V CAS via load-reserved/store conditional