Changes to RISC-V supervisor mode